A MOD-12 and a MOD-10 counter are cascaded. Determine the output frequency if th

CuriousTab

CuriousTab

Home Aptitude

Discussion

Home ‣ Digital Electronics ‣ Counters Comments

Question
A MOD-12 and a MOD-10 counter are cascaded. Determine the output frequency if the input clock frequency is 60 MHz.
Options
A. 500 kHz
B. 1,500 kHz
C. 6 MHz
D. 5 MHz

Correct Answer

500 kHz

Counters problems

Search Results

1. For a multistage counter to be truly synchronous, the ________ of each stage must be connected to ________.
Options
A. C_p, the same clock input line
B. CE, the same clock input line
C. , the terminal count output
D. , both clock input lines

2. Which segments (by letter) of a seven-segment display need to be active in order to display a digit 6?
Options
A. b, c, d, e, f, and g
B. a, c, d, e, f, and g
C. a, b, c, d, and f
D. b, c, d, e, and f

3. The circuit given below has no output on Q₁when examined with an oscilloscope. All J-K inputs are HIGH, the CLK signal is present, and the Q₀ is toggling. The C input of FF₁ is a constant LOW. What could be causing the problem?
Options
A. The Q₀ output should be connected to the J input of FF₁.
B. The output of FF₀ may be shorted to ground.
C. The input of FF₁ may be shorted to ground.
D. Either the output of FF₀ or the input of FF₁ may be shorted to ground.

4. Referring to the given figure, what causes the Control FF to reset after D7?
Options
A. Once the data cycle is initiated by the Start bit, the one-shot produces an output pulse equal to the duration of the eight data bits. Once the eight data bits have been transferred to the data input register, the falling edge of the one-shot pulse resets the Control FF to start the sequence all over again.
B. After counting the eight data bits, the divide-by-8 counter produces an output on its active-LOW CLR line to reset the Control FF.
C. After counting eight clock pulses equivalent to eight data periods, the terminal count of the divide-by-8 counter and the clock trigger the one-shot, which in turn resets the Control FF and divide-by-8 circuits to begin the sequence all over again. Simultaneously the data is transferred through the output register.
D. When the data output register is full, it produces an output on its C terminal that triggers the one-shot, which in turn resets the Control FF.

5. Which of the following procedures could be used to check the parallel loading feature of a counter?
Options
A. Preset the LOAD inputs, set the CLR to its active level, and check to see that the Q outputs match the values preset into the LOAD inputs.
B. Apply LOWs to the parallel DATA inputs, pulse the CLK input, and check for LOWs on all the Q outputs.
C. Apply HIGHs to all the DATA inputs, pulse the CLK and CLR inputs, and check to be sure that the Q outputs are all LOW.
D. Apply HIGHs to all the Q terminals, pulse the CLK, and check to see if the DATA terminals now match the Q outputs.

7. How is an encoder different from a decoder?
Options
A. The output of an encoder is a binary code for 1-of-N input.
B. The output of a decoder is a binary code for 1-of-N input.

9. What do the mathematical symbols A < b and A > B mean?
Options
A. A < B means A is greater than B. A > B means A is less than B.
B. A > B means A is less than B. A < B means A is greater than B.
C. A < B means A is less than B. A > B means A is greater than B.

10. What is the status of the inputs S₀, S₁, and S₂ of the 74151 eight-line multiplexer in order for the output Y to be a copy of input I₅?
Options
A. S₀ = 0, S₁ = 1, S₂ = 0
B. S₀ = 0, S₁ = 0, S₂ = 1
C. S₀ = 1, S₁ = 1, S₂ = 0
D. S₀ = 1, S₁ = 0, S₂ = 1

Comments

More in Digital Electronics: