CuriousTab
Search
CuriousTab
Home
Aptitude
Computer
C Programming
C# Programming
C++ Programming
Database
Java Programming
Networking
Engineering
Biochemical Engineering
Biochemistry
Biotechnology
Chemical Engineering
Civil Engineering
Computer Science
Digital Electronics
Electrical Engineering
Electronics
Electronics and Communication Engineering
Mechanical Engineering
Microbiology
Technical Drawing
GK
Current Affairs
General Knowledge
Reasoning
Data Interpretation
Logical Reasoning
Non Verbal Reasoning
Verbal Ability
Verbal Reasoning
Exams
AIEEE
Bank Exams
CAT
GATE
IIT JEE
TOEFL
Jobs
Analyst
Bank PO
Database Administrator
IT Trainer
Network Engineer
Project Manager
Software Architect
Discussion
Home
‣
Digital Electronics
‣
Counters
Comments
Question
A MOD-16 ripple counter is holding the count 1001
2
. What will the count be after 31 clock pulses?
Options
A. 1000
2
B. 1010
2
C. 1011
2
D. 1101
2
Correct Answer
1000
2
Counters problems
Search Results
1. Once an up-/down-counter begins its count sequence, it cannot be reversed.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
2. MOD-6 and MOD-12 counters and multiples are most commonly used as:
Options
A. frequency counters
B. multiplexed displays
C. digital clocks
D. power consumption meters
Show Answer
Scratch Pad
Discuss
Correct Answer: digital clocks
3. How many different states does a 3-bit asynchronous counter have?
Options
A. 2
B. 4
C. 8
D. 16
Show Answer
Scratch Pad
Discuss
Correct Answer: 8
4. What is the maximum delay that can occur if four flip-flops are connected as a ripple counter and each flip-flop has propagation delays of
t
PHL
= 22 ns and
t
PLH
= 15 ns?
Options
A. 15 ns
B. 22 ns
C. 60 ns
D. 88 ns
Show Answer
Scratch Pad
Discuss
Correct Answer: 88 ns
5. Which is not an example of a truncated modulus?
Options
A. 8
B. 9
C. 11
D. 15
Show Answer
Scratch Pad
Discuss
Correct Answer: 8
6. A principle regarding most display decoders is that when the correct input is present, the related output will switch:
Options
A. HIGH
B. to high impedance
C. to an open
D. LOW
Show Answer
Scratch Pad
Discuss
Correct Answer: LOW
7. Synchronous (parallel) counters eliminate the delay problems encountered with asynchronous (ripple) counters because the:
Options
A. input clock pulses are applied only to the first and last stages.
B. input clock pulses are applied only to the last stage.
C. input clock pulses are applied simultaneously to each stage.
D. input clock pulses are not used to activate any of the counter stages.
Show Answer
Scratch Pad
Discuss
Correct Answer: input clock pulses are applied simultaneously to each stage.
8. What function will the counter shown below be performing during period "B" on the timing diagram?
Options
A. Counting up
B. Counting down
C. Inhibited
D. Loading
Show Answer
Scratch Pad
Discuss
Correct Answer: Counting up
9. Any divide-by-
N
counter can be formed by using external gating to ________ at a predetermined number.
Options
A. HIGH
B. reset
C. LOW
D. preset
Show Answer
Scratch Pad
Discuss
Correct Answer: reset
10. The terminal count of a modulus-11 binary counter is ________.
Options
A. 1010
B. 1000
C. 1001
D. 1100
Show Answer
Scratch Pad
Discuss
Correct Answer: 1010
Comments
There are no comments.
Enter a new Comment
Save
More in Digital Electronics:
Boolean Algebra and Logic Simplification
Code Converters and Multiplexers
Combinational Logic Analysis
Combinational Logic Circuits
Computers
Counters
Describing Logic Circuits
Digital Arithmetic Operations and Circuits
Digital Concepts
Digital Design
Digital Signal Processing
Digital System Projects Using HDL
Ex-OR and Ex-NOR Gates
Flip-Flops
Integrated-Circuit Logic Families
Integrated Circuit Technologies
Interfacing to the Analog World
Logic Families and Their Characteristics
Logic Gates
Memory and Storage
Microprocessor Fundamentals
MSI Logic Circuits
Multivibrators and 555 Timer
Number Systems and Codes
Programmable Logic Device
Shift Registers
Signals and Switches
The 8051 Microcontroller