Using four cascaded counters with a total of 16 bits, how many states must be de

CuriousTab

CuriousTab

Home Aptitude

Discussion

Home ‣ Digital Electronics ‣ Counters Comments

Question
Using four cascaded counters with a total of 16 bits, how many states must be deleted to achieve a modulus of 50,000?
Options
A. 50,000
B. 65,536
C. 25,536
D. 15,536

Correct Answer

15,536

Counters problems

Search Results

4. Integrated-circuit counter chips are used in numerous applications including:
Options
A. timing operations, counting operations, sequencing, and frequency multiplication
B. timing operations, counting operations, sequencing, and frequency division
C. timing operations, decoding operations, sequencing, and frequency multiplication
D. data generation, counting operations, sequencing, and frequency multiplication

6. What type of device is shown below?
Options
A. 4-bit bidirectional universal shift register
B. Parallel in/parallel out shift register with bidirectional data flow
C. 2-way parallel in/serial out bidirectional register
D. 2-bit serial in/4-bit parallel out bidirectional shift register

7. After 10 clock cycles, and assuming that the DATA input had returned to 0 following the storage sequence, what values would be stored in Q4, Q3, Q2, Q1, Q0 of the register in Figure 7-5?
Options
A. 0,1,0,1,1
B. 1,1,0,1,0
C. 1,0,1,0,1
D. 0,0,0,0,0

10. What function does the CTR DIV 8 circuit given below perform?
Options
A. It divides the clock frequency down to match the frequency of the serial data in.
B. The divide-by-8 counter is triggered by the control flip-flop and clock, which then allows the data output register to begin storing the input data. Once all eight data bits are stored in the data output register, the data output register and the divide-by-8 counter trigger the one-shot. The one-shot then begins the process all over again.
C. The divide-by-8 counter is used to verify that the parity bit is attached to the input data string.
D. It keeps track of the eight data bits, triggering the transfer of the data through the output register and the one-shot, which then resets the control flip-flop and divide-by-8 counter.

Comments

More in Digital Electronics: