What type of register is shown below? Parallel in/parallel out register Serial i

CuriousTab

CuriousTab

Home Aptitude

Discussion

Home ‣ Digital Electronics ‣ Counters Comments

Question
What type of register is shown below?
Options
A. Parallel in/parallel out register
B. Serial in/parallel out register
C. Serial/parallel-in parallel-out register
D. Parallel-access shift register

Correct Answer

Parallel-access shift register

Counters problems

Search Results

1. To operate correctly, starting a ring counter requires:
Options
A. clearing one flip-flop and presetting all the others.
B. clearing all the flip-flops.
C. presetting one flip-flop and clearing all the others.
D. presetting all the flip-flops.

2. In a VHDL retriggerable edge-triggered one-shot, which condition will not exist when a clock edge occurs?
Options
A. A trigger edge has occurred and we must load the counter.
B. The counter is zero and we need to keep it at zero.
C. The shift register is reset.
D. The counter is not zero and we need to count down by one.

3. The process of designing a synchronous counter that will count in a nonbinary manner is primarily based on:
Options
A. external logic circuits that decode the various states of the counter to apply the correct logic levels to the J-K inputs
B. modifying BCD counters to change states on every second input clock pulse
C. modifying asynchronous counters to change states on every second input clock pulse
D. elimination of the counter stages and the addition of combinational logic circuits to produce the desired counts

4. The circuit given below fails to produce data output. The individual flip-flops are checked with a logic probe and pulser, and each checks OK. What could be causing the problem?
Options
A. The data output line may be grounded.
B. One of the clock input lines may be open.
C. One of the interconnect lines between two stages may have a solder bridge to ground.
D. One of the flip-flops may have a solder bridge between its input and V_cc.

8. Select the response that best describes the use of the Master Reset on typical 4-bit binary counters.
Options
A. When MR₁ and MR₂ are both HIGH, all Qs will be reset to zero.
B. When MR₁ and MR₂ are both HIGH, all Qs will be reset to one.
C. MR₁ and MR₂ are provided to synchronously reset all four flip-flops.
D. To enable the count mode, MR₁ and MR₂ must be held LOW.

9. A 22-MHz clock signal is put into a MOD-16 counter. What is the frequency of the Q output of each stage of the counter?
Options
A. Q₁ = 22 MHz, Q₂ = 11 MHz, Q₃ = 5.5 MHz, Q₄ = 2.75 MHz
B. Q₁ = 11 MHz, Q₂ = 5.5 MHz, Q₃ = 2.75 MHz, Q₄ = 1.375 MHz
C. Q₁ = 11 MHz, Q₂ = 11 MHz, Q₃ = 11 MHz, Q₄ = 11 MHz
D. Q₁ = 22 MHz, Q₂ = 22 MHz, Q₃ = 22 MHz, Q₄ = 22 MHz

Comments

More in Digital Electronics: