Discussion
Home ‣ Digital Electronics ‣ Flip-Flops Comments
- Question
When is a flip-flop said to be transparent?
Options- A. when the Q output is opposite the input
- B. when the Q output follows the input
- C. when you can see through the IC packaging
- Correct Answer
- when the Q output follows the input
- 1. A J-K flip-flop with J = 1 and K = 1 has a 20 kHz clock input. The Q output is ________.
Options- A. constantly LOW
- B. constantly HIGH
- C. a 20 kHz square wave
- D. a 10 kHz square wave Discuss
- 2. A positive edge-triggered D flip-flop will store a 1 when ________.
Options- A. the D input is HIGH and the clock transitions from HIGH to LOW
- B. the D input is HIGH and the clock transitions from LOW to HIGH
- C. the D input is HIGH and the clock is LOW
- D. the D input is HIGH and the clock is HIGH Discuss
- 3. On a J-K flip-flop, when is the flip-flop in a hold condition?
Options- A. J = 0, K = 0
- B. J = 1, K = 0
- C. J = 0, K = 1
- D. J = 1, K = 1 Discuss
- 4. Gated S-R flip-flops are called asynchronous because the output responds immediately to input changes.
Options- A. True
- B. False Discuss
- 5. Which of the following is correct for a D latch?
Options- A. The output toggles if one of the inputs is held HIGH.
- B. Q output follows the input D when the enable is HIGH.
- C. Only one of the inputs can be HIGH at a time.
- D. The output complement follows the input when enabled. Discuss
- 6. In VHDL, in which declaration section is a COMPONENT declared?
Options- A. Architecture
- B. Library
- C. Entity
- D. Port map Discuss
- 7. Asynchronous inputs will cause the flip-flop to respond immediately with regard to the clock input.
Options- A. True
- B. False Discuss
- 8. The circuit that is primarily responsible for certain flip-flops to be designated as edge-triggered is the:
Options- A. edge-detection circuit.
- B. NOR latch.
- C. NAND latch.
- D. pulse-steering circuit. Discuss
- 9. In VHDL, how many inputs will a primitive JK flip-flop have?
Options- A. 2
- B. 3
- C. 4
- D. 5 Discuss
- 10. One example of the use of an S-R flip-flop is as a(n):
Options- A. racer
- B. astable oscillator
- C. binary storage register
- D. transition pulse generator Discuss
Flip-Flops problems
Search Results
Correct Answer: a 10 kHz square wave
Correct Answer: the D input is HIGH and the clock transitions from LOW to HIGH
Correct Answer: J = 0, K = 0
Correct Answer: False
Correct Answer: Q output follows the input D when the enable is HIGH.
Correct Answer: Architecture
Correct Answer: False
Correct Answer: edge-detection circuit.
Correct Answer: 5
Correct Answer: binary storage register
Comments
More in Digital Electronics:
Programming
Copyright ©CuriousTab. All rights reserved.
A higher rate was also noted for cardiovascular diseases IRR, 1Comparison between the two groups treated with high dose furosemide HSS group A or with seriate paracentesis