The phenomenon of interpreting unwanted signals on J and K while Cp (clock pulse

CuriousTab

CuriousTab

Home Aptitude

Discussion

Home ‣ Digital Electronics ‣ Flip-Flops Comments

Question
The phenomenon of interpreting unwanted signals on J and K while C_p (clock pulse) is HIGH is called ________.
Options
A. parity error checking
B. ones catching
C. digital discrimination
D. digital filtering

Correct Answer

ones catching

Flip-Flops problems

Search Results

1. Which of the following best describes the action of pulse-triggered FF's?
Options
A. The clock and the S-R inputs must be pulse shaped.
B. The data is entered on the leading edge of the clock, and transferred out on the trailing edge of the clock.
C. A pulse on the clock transfers data from input to output.
D. The synchronous inputs must be pulsed.

2. With regard to a D latch, ________.
Options
A. the Q output follows the D input when EN is LOW
B. the Q output is opposite the D input when EN is LOW
C. the Q output follows the D input when EN is HIGH
D. the Q output is HIGH regardless of EN's input state

3. What is the difference between the 7476 and the 74LS76?
Options
A. the 7476 is master-slave, the 74LS76 is master-slave
B. the 7476 is edge-triggered, the 74LS76 is edge-triggered
C. the 7476 is edge-triggered, the 74LS76 is master-slave
D. the 7476 is master-slave, the 74LS76 is edge-triggered

4. Edge-triggered flip-flops must have:
Options
A. very fast response times.
B. at least two inputs to handle rising and falling edges.
C. a pulse transition detector.
D. active-LOW inputs and complemented outputs.

5. Four J-K flip-flops are cascaded with their J-K inputs tied HIGH. If the input frequency (f_in) to the first flip-flop is 32 kHz, the output frequency (f_out) is ________.
Options
A. 1 kHz
B. 2 kHz
C. 4 kHz
D. 16 kHz

7. Which of the following describes the operation of a positive edge-triggered D flip-flop?
Options
A. If both inputs are HIGH, the output will toggle.
B. The output will follow the input on the leading edge of the clock.
C. When both inputs are LOW, an invalid state exists.
D. The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.

9. Four positive edge-triggered D flip-flops are used to store a 4-bit binary number as shown below. Determine if the circuit is functioning properly, and if not, what might be wrong.
Options
A. The circuit is functioning properly.
B. Q2 is incorrect; the flip-flop is probably bad.
C. The input to flip-flop 3 (D2) is probably wrong; check the source of D2.
D. A bad connection probably exists between FF-3 and FF-4, causing FF-3 not to reset.

10. The symbols on this flip-flop device indicate ________.
Options
A. triggering takes place on the negative-going edge of the CLK pulse
B. triggering takes place on the positive-going edge of the CLK pulse
C. triggering can take place anytime during the HIGH level of the CLK waveform
D. triggering can take place anytime during the LOW level of the CLK waveform

Comments

More in Digital Electronics: