Curioustab

Home » Digital Electronics » Flip-Flops

On a master-slave flip-flop, when is the master enabled?

when the gate is LOW
when the gate is HIGH
both of the above
neither of the above

Correct Answer: when the gate is HIGH

← Previous Question Next Question→

More Questions from Flip-Flops

Why are the S and R inputs of a gated flip-flop said to be synchronous?
The circuit given below fails to function; the inputs are checked with a logic probe and the following indications are obtained: CLK, J1, J2, J3, K1, K2, and K3 are pulsing. Q and are HIGH. and PRE are LOW. What could be causing the problem?
An RC circuit used in a 74122 retriggerable one-shot has an REXT of 100 kΩ and a CEXT of 0.005 µF. The pulse width is ________.
In VHDL, how is each instance of a component addressed?
What is the hold condition of a flip-flop?
An RC circuit used in a nonretriggerable 74121 one-shot has an REXT of 49 kΩ and a CEXT of 0.2 µF. The pulse width (tW) is approximately ________.
In a 555 timer, three 5 kΩ resistors provide a trigger level of ________.
Does the cross-coupled NOR flip-flop have active-HIGH or active-LOW set and reset inputs?
On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when ________.
A 555 operating as a monostable multivibrator has a C1 = 0.01 µF. Determine R1 for a pulse width of 2 ms.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion