logo

CuriousTab

CuriousTab

Discussion


Home Digital Electronics Ex-OR and Ex-NOR Gates Comments

  • Question
  • A logic circuit that provides a HIGH output if one input or the other input, but not both, is HIGH, is a(n):


  • Options
  • A. Ex-NOR gate
  • B. OR gate
  • C. Ex-OR gate
  • D. NAND gate

  • Correct Answer
  • Ex-OR gate 


  • Ex-OR and Ex-NOR Gates problems


    Search Results


    • 1. Show from the truth table how an exclusive-OR gate can be used to invert the data on one input if the other input is a special control function.

    • Options
    • A. Using A as the control, when A = 0, X is the same as B. When A = 1, X is the same as B.
    • B. Using A as the control, when A = 0, X is the same as B. When A = 1, X is the inverse of B.
    • C. Using A as the control, when A = 0, X is the inverse of B. When A = 1, X is the same as B.
    • D. Using A as the control, when A = 0, X is the inverse of B. When A = 1, X is the inverse of B.
    • Discuss
    • 2. How is odd parity generated differently from even parity?

    • Options
    • A. The first output is inverted.
    • B. The last output is inverted.
    • Discuss
    • 3. Parity systems are defined as either________ or ________ and will add an extra ________ to the digital information being transmitted.

    • Options
    • A. positive, negative, byte
    • B. odd, even, bit
    • C. upper, lower, digit
    • D. on, off, decimal
    • Discuss
    • 4. A logic circuit that provides a HIGH output for both inputs HIGH or both inputs LOW is a(n):

    • Options
    • A. Ex-NOR gate
    • B. OR gate
    • C. Ex-OR gate
    • D. NAND gate
    • Discuss
    • 5. Determine odd parity for each of the following data words:
      1011101        11110111        1001101

    • Options
    • A. P = 1, P = 1, P = 0
    • B. P = 0, P = 0, P = 0
    • C. P = 1, P = 1, P = 1
    • D. P = 0, P = 0, P = 1
    • Discuss
    • 6. Select the statement that best describes the parity method of error detection:

    • Options
    • A. Parity checking is best suited for detecting double-bit errors that occur during the transmission of codes from one location to another.
    • B. Parity checking is not suitable for detecting single-bit errors in transmitted codes.
    • C. Parity checking is best suited for detecting single-bit errors in transmitted codes.
    • D. Parity checking is capable of detecting and correcting errors in transmitted codes.
    • Discuss
    • 7. The Ex-NOR is sometimes called the ________.

    • Options
    • A. parity gate
    • B. equality gate
    • C. inverted OR
    • D. parity gate or the equality gate
    • Discuss
    • 8. Which type of gate can be used to add two bits?

    • Options
    • A. Ex-OR
    • B. Ex-NOR
    • C. Ex-NAND
    • D. NOR
    • Discuss
    • 9. Identify the type of gate below from the equation

    • Options
    • A. Ex-NOR gate
    • B. OR gate
    • C. Ex-OR gate
    • D. NAND gate
    • Discuss
    • 10. Which step in this reduction process is using DeMorgan's theorem?


    • Options
    • A. STEP 1
    • B. STEP 2
    • C. STEP 3
    • D. STEP 4
    • Discuss


    Comments

    There are no comments.

Enter a new Comment