When the inputs to a flip-flop are changing at the same time that the active trigger edge of the input clock is making its transition, this condition is called:
Options
A. racing
B. toggling
C. slave loading
D. pulse timing
Correct Answer
racing
More questions
1. A sample-and-hold circuit is used in D/A conversion.
5. An 8-bit serial in/parallel out shift register is clocked at 4 MHz and is used to delay a serial digital signal by 1.25 µs. The output that has the proper delay is ________.