Home » Digital Electronics » Digital Design

The input levels to a flip-flop must be maintained for a minimum time period both before and after the edge of the clock signal is applied.

Correct Answer: True

← Previous Question

More Questions from Digital Design

Discussion & Comments

No comments yet. Be the first to comment!
Join Discussion