A certain gate draws 1.8 µA when its output is HIGH and 3.3 µA when its output is LOW. VCC is 5 V and the gate is operated on a 50% duty cycle. What is the average power dissipation (PD)?
Options
A. 2.55 µW
B. 1.27 µW
C. 12.75 µW
D. 5 µW
Correct Answer
12.75 µW
More questions
1. VHDL was created as a very flexible language and it allows us to define the operation of clocked devices in the code without relying on logic primitives.
9. The gates in this figure are implemented using TTL logic. If the input of the inverter is open, and you apply logic pulses to point B, the output of the AND gate will be ________.