logo

CuriousTab

CuriousTab

Discussion


Home Digital Electronics Interfacing to the Analog World Comments

  • Question
  • The primary disadvantage of the simultaneous A/D converter is:


  • Options
  • A. that it requires the input voltage to be applied to the inputs simultaneously
  • B. the long conversion time required
  • C. the large number of output lines required to simultaneously decode the input voltage
  • D. the large number of comparators required to represent a reasonable sized binary number

  • Correct Answer
  • the large number of comparators required to represent a reasonable sized binary number 


  • Interfacing to the Analog World problems


    Search Results


    • 1. What is the acquisition time of the AD1154 sample-and-hold IC?

    • Options
    • A. 1.5 µs
    • B. 2.5 µs
    • C. 3.5 µs
    • D. 4.5 µs
    • Discuss
    • 2. When comparing the conversions from digital-to-analog and analog-to-digital, the A/D conversion is generally:

    • Options
    • A. less complicated but more time consuming than the D/A conversion.
    • B. more complicated and more time consuming than the D/A conversion.
    • C. less complicated and less time consuming than the D/A conversion.
    • D. more complicated but less time consuming than the D/A conversion.
    • Discuss
    • 3. Which of the following characterizes an analog quantity?

    • Options
    • A. Discrete levels represent changes in a quantity.
    • B. Its values follow a logarithmic curve.
    • C. It can be described with a finite number of steps.
    • D. It has a continuous set of values over a given range.
    • Discuss
    • 4. What type of DAC is shown below?


    • Options
    • A. binary-weighted
    • B. R-2R ladder
    • Discuss
    • 5. Describe offset error for a DAC.

    • Options
    • A. missing codes
    • B. error in the slope of the output staircase waveform
    • C. more or less input voltage is required for the first step than what is specified
    • Discuss
    • 6. What is the speed of the up/down digital-ramp ADC (tracking ADC)?

    • Options
    • A. 20 µs
    • B. 10 µs
    • C. 1 µs
    • D. Relatively slow
    • Discuss
    • 7. A TTL NAND gate with IIL(max) of ?1.6 mA per input drives eight TTL inputs. How much current does the drive output sink?

    • Options
    • A. ?12.8 mA
    • B. ?8 mA
    • C. ?1.6 mA
    • D. ?25.6 mA
    • Discuss
    • 8. The greater the propagation delay, the ________.

    • Options
    • A. lower the maximum frequency
    • B. higher the maximum frequency
    • C. maximum frequency is unaffected
    • D. minimum frequency is unaffected
    • Discuss
    • 9. Most TTL logic used today is some form of ________.

    • Options
    • A. Schottky TTL
    • B. tristate TTL
    • C. low-power TTL
    • D. open-collector TTL
    • Discuss
    • 10. Which logic family combines the advantages of CMOS and TTL?

    • Options
    • A. BiCMOS
    • B. TTL/CMOS
    • C. ECL
    • D. TTL/MOS
    • Discuss


    Comments

    There are no comments.

Enter a new Comment