logo

CuriousTab

CuriousTab

Discussion


Home Digital Electronics Memory and Storage Comments

  • Question
  • The mask ROM is ________.


  • Options
  • A. permanently programmed during the manufacturing process
  • B. volatile
  • C. easy to reprogram
  • D. extremely expensive

  • Correct Answer
  • permanently programmed during the manufacturing process 


  • Memory and Storage problems


    Search Results


    • 1. CCD stands for ________.

    • Options
    • A. capacitor charging device
    • B. capacitor-capacitor drain
    • C. charged-capacitor device
    • D. charge-coupled device
    • Discuss
    • 2. The reason the data outputs of most ROM ICs are tristate outputs is to:

    • Options
    • A. allow for three separate data input lines.
    • B. allow the bidirectional flow of data between the bus lines and the ROM registers.
    • C. permit the connection of many ROM chips to a common data bus.
    • D. isolate the registers from the data bus during read operations.
    • Discuss
    • 3. Suppose that a certain semiconductor memory chip has a capacity of 8K × 8. How many bytes could be stored in this device?

    • Options
    • A. 8,000
    • B. 64,000
    • C. 65,536
    • D. 8,192
    • Discuss
    • 4. Typically, how often is DRAM refreshed?

    • Options
    • A. 2 to 8 ms
    • B. 4 to 16 ms
    • C. 8 to 16 µs
    • D. 1 to 2 µs
    • Discuss
    • 5. Refer to the given figures (a) and (b). A logic analyzer is used to check the circuit in figure (a) and displays the waveforms shown in figure (b). The actual analyzer display shows all four data outputs, Q0-Q3. The analyzer's cursor is placed at position X and all four of the data output lines show a LOW level output. What is wrong, if anything, with the circuit?


    • Options
    • A. Nothing is wrong, according to the display. The outputs are in the open state and should show zero output voltage.
    • B. The circuit is in the READ mode and the outputs, Q0-Q3, should reflect the contents of the memory at that address. The chip is defective; replace the chip.
    • C. The circuit is in the mode and should be writing the contents of the selected address to Q0?Q3.
    • D. The Q0?Q3 lines can be either LOW or HIGH, since the chip is in the tristate mode in which case their level is unpredictable.
    • Discuss
    • 6. Why do most dynamic RAMs use a multiplexed address bus?

    • Options
    • A. It is the only way to do it.
    • B. to make it faster
    • C. to keep the number of pins on the chip to a minimum
    • Discuss
    • 7. What is the major difference between SRAM and DRAM?

    • Options
    • A. DRAMs must be periodically refreshed.
    • B. SRAMs can hold data via a static charge, even with power off.
    • C. The only difference is the terminal from which the data is removed?from the FET Drain or Source.
    • D. Dynamic RAMs are always active; static RAMs must reset between data read/write cycles.
    • Discuss
    • 8. Data is written to and read from the disk via a magnetic ________ head mechanism in the floppy drive.

    • Options
    • A. cylinder
    • B. read/write
    • C. recordable
    • D. cluster
    • Discuss
    • 9. On a CD-ROM, ________ are raised areas representing a 1.

    • Options
    • A. mounds
    • B. lands
    • C. holes
    • D. pits
    • Discuss
    • 10. The location of a unit of data in a memory array is called its ________.

    • Options
    • A. storage
    • B. RAM
    • C. address
    • D. data
    • Discuss


    Comments

    There are no comments.

Enter a new Comment