What part of a Flash memory architecture manages all chip functions? I/O pins fl

CuriousTab

CuriousTab

Home Aptitude

Discussion

Home ‣ Digital Electronics ‣ Memory and Storage Comments

Question
What part of a Flash memory architecture manages all chip functions?
Options
A. I/O pins
B. floating-gate MOSFET
C. command code
D. program verify code

Correct Answer

floating-gate MOSFET

Memory and Storage problems

Search Results

2. To which pin on the RAM chip does the address decoder connect in order to signal which memory chip is being accessed?
Options
A. The address input
B. The output enable
C. The chip enable
D. The data input

3. Which of the following best describes static memory devices?
Options
A. memory devices that are magnetic in nature and do not require constant refreshing
B. memory devices that are magnetic in nature and require constant refreshing
C. semiconductor memory devices in which stored data will not be retained with the power applied unless constantly refreshed
D. semiconductor memory devices in which stored data is retained as long as power is applied

7. Advantage(s) of an EEPROM over an EPROM is/are:
Options
A. the EPROM can be erased with ultraviolet light in much less time than an EEPROM
B. the EEPROM can be erased and reprogrammed without removal from the circuit
C. the EEPROM has the ability to erase and reprogram individual words
D. the EEPROM can be erased and reprogrammed without removal from the circuit, and can erase and reprogram individual words

8. The condition occurring when two or more devices try to write data to a bus simultaneously is called ________.
Options
A. address decoding
B. bus contention
C. bus collisions
D. address multiplexing

9. Refer to the given figures (a) and (b). A logic analyzer is used to check the circuit in figure (a) and displays the waveforms shown in figure (b). The actual analyzer display shows all four data outputs, Q0-Q3. The analyzer's cursor is placed at position X and all four of the data output lines show a LOW level output. What is wrong, if anything, with the circuit?
Options
A. Nothing is wrong, according to the display. The outputs are in the open state and should show zero output voltage.
B. The circuit is in the READ mode and the outputs, Q0-Q3, should reflect the contents of the memory at that address. The chip is defective; replace the chip.
C. The circuit is in the mode and should be writing the contents of the selected address to Q0?Q3.
D. The Q0?Q3 lines can be either LOW or HIGH, since the chip is in the tristate mode in which case their level is unpredictable.

Comments

More in Digital Electronics: