CuriousTab
Search
CuriousTab
Home
Aptitude
Computer
C Programming
C# Programming
C++ Programming
Database
Java Programming
Networking
Engineering
Biochemical Engineering
Biochemistry
Biotechnology
Chemical Engineering
Civil Engineering
Computer Science
Digital Electronics
Electrical Engineering
Electronics
Electronics and Communication Engineering
Mechanical Engineering
Microbiology
Technical Drawing
GK
Current Affairs
General Knowledge
Reasoning
Data Interpretation
Logical Reasoning
Non Verbal Reasoning
Verbal Ability
Verbal Reasoning
Exams
AIEEE
Bank Exams
CAT
GATE
IIT JEE
TOEFL
Jobs
Analyst
Bank PO
Database Administrator
IT Trainer
Network Engineer
Project Manager
Software Architect
Discussion
Home
‣
Digital Electronics
‣
Combinational Logic Analysis
Comments
Question
To implement the expression
, it takes one OR gate and ________.
Options
A. three AND gates and three inverters
B. three AND gates and four inverters
C. three AND gates
D. one AND gate
Correct Answer
three AND gates and three inverters
Combinational Logic Analysis problems
Search Results
1. The following waveform pattern is for a(n) ________.
Options
A. 2-input AND gate
B. 2-input OR gate
C. Exclusive-OR gate
D. None of the above
Show Answer
Scratch Pad
Discuss
Correct Answer: 2-input AND gate
2. Implementing the expression
with NOR logic, we get:
Options
A. (A)
B. (B)
C. (C)
D. (D)
Show Answer
Scratch Pad
Discuss
Correct Answer: (A)
3. How many NOT gates are required to implement the Boolean expression,
?
Options
A. 1
B. 2
C. 4
D. 5
Show Answer
Scratch Pad
Discuss
Correct Answer: 2
4. Implementation of the Boolean expression
results in ________.
Options
A. three AND gates, one OR gate
B. three AND gates, one NOT gate, one OR gate
C. three AND gates, one NOT gate, three OR gates
D. three AND gates, three OR gates
Show Answer
Scratch Pad
Discuss
Correct Answer: three AND gates, one NOT gate, one OR gate
5. Implementing the expression
using NAND logic, we get:
Options
A. (A)
B. (B)
C. (C)
D. (D)
Show Answer
Scratch Pad
Discuss
Correct Answer: (D)
6. How many 2-input NOR gates does it take to produce a 2-input NAND gate?
Options
A. 1
B. 2
C. 3
D. 4
Show Answer
Scratch Pad
Discuss
Correct Answer: 4
7. The abbreviation NO, when used with respect to electromechanical relays, stands for not operational.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
8. Which device(s) have almost ideal ON and OFF resistances?
Options
A. electromechanical relays
B. manual switches
C. semiconductor devices (diodes and transistors)
D. electromechanical relays and manual switches
Show Answer
Scratch Pad
Discuss
Correct Answer: electromechanical relays and manual switches
9. TTL logic chips must have connections to
V
cc
and ground, even if all inputs and outputs are properly used and tied to valid signals.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
10. In a graphical representation of voltage versus time, ________ is displayed on the ________ axis and ________ is displayed on the ________ axis.
Options
A. time,
y
, voltage,
x
B. voltage,
y
, time,
x
Show Answer
Scratch Pad
Discuss
Correct Answer: voltage,
y
, time,
x
Comments
There are no comments.
Enter a new Comment
Save
More in Digital Electronics:
Boolean Algebra and Logic Simplification
Code Converters and Multiplexers
Combinational Logic Analysis
Combinational Logic Circuits
Computers
Counters
Describing Logic Circuits
Digital Arithmetic Operations and Circuits
Digital Concepts
Digital Design
Digital Signal Processing
Digital System Projects Using HDL
Ex-OR and Ex-NOR Gates
Flip-Flops
Integrated-Circuit Logic Families
Integrated Circuit Technologies
Interfacing to the Analog World
Logic Families and Their Characteristics
Logic Gates
Memory and Storage
Microprocessor Fundamentals
MSI Logic Circuits
Multivibrators and 555 Timer
Number Systems and Codes
Programmable Logic Device
Shift Registers
Signals and Switches
The 8051 Microcontroller