Curioustab

Home » Digital Electronics » Shift Registers

In a 74164 8-bit shift register, in order for the parallel data output to be synchronously loaded on the negative clock edge, the parallel enable input is LOW.

True

Correct Answer: False

← Previous Question Next Question→

More Questions from Shift Registers

A stage is two storage elements in a register.
The ring and Johnson shift counters are uncommon circuits that are similar to synchronous counters.
A type of shift register that requires access to the Q outputs of all stages is ________.
A Johnson counter, constructed with N flip-flops, has how many unique states?
Assume a LOW logic level is placed on the SHIFT/LOAD input of a 74195 shift register. The output will change ________.
A 4-bit ring counter is loaded with a single 1. The frequency of any given output is ________.
Assume a 4-bit Johnson counter is initially cleared. After the first clock pulse the output is 0001. After the next clock pulse the output will be ________.
A type of shift register in which the Q or Q output of one stage is not connected to the input of the next stage is ________.
An 8-bit serial in/parallel out shift register is clocked at 4 MHz and is used to delay a serial digital signal by 1.25 µs. The output that has the proper delay is ________.
Assume a 4-bit parallel in/serial out shift register is loaded with a binary number. How many clock pulses are required after the parallel load has occurred before the first bit in the sequence appears on the serial output line?

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion