The JTAG signals are named TDI, TDO, TMS, and TCK.

More Questions from Programmable Logic Device

• A GAL is a programmable/reprogrammable PAL.
• A PAL consists of an array of fixed AND gates that are connected to a programmable array of OR gates.
• Schematic capture is a process performed by PLD software.
• An expensive form of programmable logic is SPLD.
• The GAL16V8 has eight dedicated input pins.
• PLDs did not gain widespread acceptance with digital until the mid-1980s, when a device called a PAL was introduced.
• In the FLEX10K device, the LE can produce two outputs to drive local (LAB) and global (fast track) interconnects on the chip.
• Xilinx software uses triangular symbols called buffers to define pins as input or output.
• The architecture of a PAL differs slightly from that of a PROM.
• The Altera FLEX10K family uses a look-up table (LUT) architecture.

Discussion & Comments