Xilinx software uses triangular symbols called buffers to define pins as input or output.

More Questions from Programmable Logic Device

• The architecture of a PAL differs slightly from that of a PROM.
• The Altera FLEX10K family uses a look-up table (LUT) architecture.
• Generally, PLDs can be described as being one of four different types.
• Altera Corporation and Xilinx Corporation are the two leading PLD manufacturers.
• The Altera UPIX educational development board contains an EP10K60 device in a 280-pin package.
• The GAL16V8 has 32 input variables.
• CPLDs and FPGAs are often referred to as high-capacity programmable logic devices (HCPLDs).
• The four input-only pins found on devices in the MAX7000S family can be configured as specific high-speed control signals or as general user inputs.
• Based on the high-density architecture of logic cells, FLEX10K devices are generally classified as HCPLDs.
• A CPLD is basically a simplified PLD.

Discussion & Comments