In VHDL, each instance of a component is given a name followed by a ________ and the name of the library primitive.

• function
• signal
• semicolon
• colon