Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Counters
To design a divide-by-200 counter using synchronous counters, two 4-bit counters could be cascaded together to form an 8-bit counter.
True
Correct Answer:
True
← Previous Question
Next Question→
More Questions from
Counters
Another term used to describe up/down counters is bidirectional.
A state diagram is a table of states.
All flip-flops in an asynchronous counter change states at the same time.
Cascade means to connect the Q output of one flip-flop to the clock input of the next.
The concept of a counter to implement a digital one-shot using HDL is not used.
A serial in/serial out shift register transfers data from one line of a parallel bus to another line one bit at a time.
Basic counters can be cascaded in parallel to increase the number of data bits that the counter can handle.
The serial in/parallel out shift register transfers data from one parallel data bus to another parallel data bus one bit at a time across a single line.
In a full-featured counter in HDL, the concept of rolling over simply means the count sequence has reached its limit and must start over at the beginning of the sequence.
A reliable method for eliminating decoder spikes is to use strobing.
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments