To cascade is to connect in parallel.

More Questions from Counters

• Shift register counters use logic functions to reset the registers when the desired count is reached.
• Once an up/down counter begins its count sequence, it cannot be reversed.
• An effective time delay device can be constructed by using the propagation delay characteristic of parallel shift registers.
• Bidirectional shift registers can shift data either right or left.
• Parallel in/parallel out registers have parallel input and output busses.
• A glitch is a short pulse resulting in an undesired result in a digital circuit.
• The term synchronous refers to events that do not occur at the same time.
• The modulus of a counter is the actual number of states in its sequence.
• All decade counters are BCD counters.
• In VHDL, when we want to remember a value it must be stored in a VARIABLE.

Discussion & Comments