Home » Digital Electronics » Combinational Logic Circuits

In VHDL, data can be each of the following types except ________.

Correct Answer: STD_VECTOR

← Previous Question Next Question→

Discussion & Comments

No comments yet. Be the first to comment!
Join Discussion