Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Combinational Logic Circuits
Parity generators and checkers use ________ gates.
exclusive-AND
exclusive-OR/NOR
exclusive-OR
exclusive-NAND
Correct Answer:
exclusive-OR/NOR
← Previous Question
Next Question→
More Questions from
Combinational Logic Circuits
When an open occurs on the input of a TTL device, the output will ________.
A half-adder does not have ________.
Occasionally, a particular logic expression will be of no consequence in the operation of a circuit, such as in a BCD-to-decimal converter. These result in ________ terms in the K-map and can be treated as either ________ or ________, in order to ________ the resulting term.
The equation ________ cannot be further simplified.
The Boolean equation ________ results from this Karnaugh map.
Two 4-bit comparators are cascaded to form an 8-bit comparator. The cascading inputs of the most significant 4 bits should be connected ________.
The AND-OR-INVERT gates are designed to simplify implementation of ________.
The Boolean equation ________ results from this Karnaugh map.
The final output of a POS circuit is generated by ________.
When Karnaugh mapping, we must be sure to use the ________ number of loops.
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments