Difficulty: Easy
Correct Answer: Correct
Explanation:
Introduction / Context:
Different logic families (CMOS, TTL, ECL, etc.) exhibit distinct power behaviors. This question probes recognition of CMOS power advantages in typical operating regimes.
Given Data / Assumptions:
Concept / Approach:
Static CMOS consumes very little static power because complementary transistors ideally do not both conduct in steady states. Dynamic power is roughly proportional to C * V^2 * f. Compared to TTL or ECL at similar V and f, CMOS is generally lower in power.
Step-by-Step Solution:
Verification / Alternative check:
Datasheet comparisons (HC/HCX vs. LS-TTL vs. ECL) show CMOS families with lower typical supply current in steady state.
Why Other Options Are Wrong:
Common Pitfalls:
Overlooking dynamic power and assuming it negates CMOS advantages; it does not for typical use.
Final Answer:
Correct
Discussion & Comments