Curioustab

Home » Digital Electronics » Counters

Assume a 4-bit ripple counter has a failure in the second flip-flop such that it "locks up." The third and fourth stages will ________.

continue to count with correct outputs
continue to count but have incorrect outputs
stop counting
turn into molten silicon

Correct Answer: stop counting

← Previous Question Next Question→

More Questions from Counters

A reliable method for eliminating decoder spikes is the technique called ________.
A glitch that appears on the decoded output of a ripple counter is often difficult to see on an oscilloscope because ________.
Shift-register counters use ________, which means that the output of the last FF in the register is connected back to the first FF in some way.
A 4-bit binary up counter has an input clock frequency of 20 kHz. The frequency of the most significant bit is ________.
The given circuit is a(n) ________.
The MOD-10 counter is also referred to as a ________ counter.
In order to use a shift register as a counter, ________.
________ counters are often used whenever pulses are to be counted and the results displayed in decimal.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion