Altera FLEX10K family architecture: Identify the dominant logic implementation style used by FLEX10K devices for mapping combinational functions.

Introduction / Context:
The Altera (Intel) FLEX10K family is a classic FPGA architecture predating modern Stratix/Arria/Cyclone lines. A key point for designers is recognizing whether the fabric is PLA-like (programmable arrays) or LUT-based, because this affects how logic maps and how timing behaves.

Given Data / Assumptions:

• FLEX10K is an FPGA family with configurable logic blocks interconnected by routing resources.
• FPGA logic is commonly implemented using look-up tables (LUTs) that store truth tables.
• PAL/PLA-like AND/OR arrays are associated with SPLD/PLA devices rather than mainstream FPGAs.

Concept / Approach:
LUTs implement boolean functions by addressing small SRAM tables with input bits and reading the stored output bit. This method scales and supports logic optimization by synthesis tools. FLEX10K maps user logic into LUT-based logic elements (LEs) grouped into larger blocks with local interconnects.

Step-by-Step Solution:

Verification / Alternative check:

Why Other Options Are Wrong:

Common Pitfalls:

Final Answer: