Curioustab

Home » Digital Electronics » Combinational Logic Circuits

When an open occurs on the input of a CMOS gate, the output will ________.

go LOW, because there is no current in an open circuit
react as if the open input were a HIGH
go HIGH, since full voltage appears across an open
be unpredictable; it may go HIGH or LOW

Correct Answer: be unpredictable; it may go HIGH or LOW

← Previous Question Next Question→

More Questions from Combinational Logic Circuits

VHDL is very strict in the way it allows us to assign and compare ________ such as signals, variables, constants, and literals.
________ is a correct combination for an ODD-parity data transmission system.
The ________ circuit produces a HIGH output whenever the two inputs are equal.
The addition of two signed numbers in the 2's complement system can cause overflow. For overflow to occur both numbers must ________.
After each circuit in a subsection of a VHDL program has been ________, they can be combined and the subsection can be tested.
Except for ________, STD_LOGIC may have the following values.
Parity generation and checking is used to detect ________.
The Boolean equation for the exclusive-OR function is ________.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion