logo

CuriousTab

CuriousTab

Discussion


Home Electronics Arithmetic Operations and Circuits Comments

  • Question
  • A full adder adds three bits, a half adder adds 1-1/2 bits.


  • Options
  • A. True
  • B. False

  • Correct Answer
  • False 


  • Arithmetic Operations and Circuits problems


    Search Results


    • 1. End around carry is an operation in 1's complement subtraction where a 1 is added to the sum of the 1's complement of both numbers.

    • Options
    • A. True
    • B. False
    • Discuss
    • 2. Using the two's complement number system we can add numbers with like signs and obtain the correct result.

    • Options
    • A. True
    • B. False
    • Discuss
    • 3. If you borrow from a position that contains a 0, you must borrow from the more significant bit that contains a 1. All 0s up to that point become 1s, and the digit last borrowed from becomes a 0.

    • Options
    • A. True
    • B. False
    • Discuss
    • 4. Signed binary numbers have one bit that represents the sign, with the remaining bits representing the magnitude.

    • Options
    • A. True
    • B. False
    • Discuss
    • 5. A technique to speed parallel addition by eliminating the delay caused by the carry bit propagation is called fast carry, or look-ahead carry.

    • Options
    • A. True
    • B. False
    • Discuss
    • 6. The operands in a subtraction operation are the subend and the minuend.

    • Options
    • A. True
    • B. False
    • Discuss
    • 7. The operands in an addition operation consist of the augend and the addend.

    • Options
    • A. True
    • B. False
    • Discuss
    • 8. The 2's complement of 1101102 is _________.

    • Options
    • A. 1101002
    • B. 1010102
    • C. 0010112
    • D. 0010102
    • Discuss
    • 9. A full adder adds ____.

    • Options
    • A. two 2-bit binary numbers
    • B. two 4-bit binary numbers
    • C. two single bits and one carry bit
    • D. two 2-bit numbers and one carry bit
    • Discuss
    • 10. The carry propagation delay in 4-bit full-adder circuits ____________.

    • Options
    • A. is normally not a consideration because the delays are usually in the nanosecond range
    • B. is cumulative for each stage and limits the speed at which arithmetic operations are performed
    • C. decreases in direct ratio to the total number of full-adder stages
    • D. increases in direct ratio to the total number of full-adder stages, but is not a factor in limiting the speed of arithmetic operations
    • Discuss


    Comments

    There are no comments.

Enter a new Comment