The steady-state condition of an integrator is reached after 5 time constants re

CuriousTab

C Programming C# Programming C++ Programming Database Java Programming Networking

Biochemical Engineering Biochemistry Biotechnology Chemical Engineering Civil Engineering Computer Science Digital Electronics Electrical Engineering Electronics Electronics and Communication Engineering Mechanical Engineering Microbiology Technical Drawing

Current Affairs General Knowledge

Data Interpretation Logical Reasoning Non Verbal Reasoning Verbal Ability Verbal Reasoning

AIEEE Bank Exams CAT GATE IIT JEE TOEFL

Analyst Bank Clerk Bank PO Database Administrator IT Trainer Network Engineer Project Manager Software Architect

Discussion

Home ‣ Electronics ‣ Time Response of Reactive Circuits See What Others Are Saying!

Question
The steady-state condition of an integrator is reached after 5 time constants regardless of the number of input pulses that occur in that amount of time.
Options
A. True
B. False

Correct Answer

True

More questions

1. The output of an RL differentiator is taken from across the inductor.
Options
A. True
B. False

Discuss

Correct Answer: True

2.
In the circuit given is, _____.
Options
A. V_R leads V_L
B. V_R lags V_L
C. V_R is in phase with V_L
D. V_R, V_L, and V_S are all in phase

Discuss

Correct Answer: V_R leads V_L

3. A JFET
Options
A. is a current-controlled device
B. has a low input resistance
C. is a voltage-controlled device
D. is always forward-biased

Discuss

Correct Answer: is a voltage-controlled device

4. When the S and the R inputs are both HIGH the output of an S-R NOR latch will be unpredictable.
Options
A. True
B. False

Discuss

Correct Answer: True

5.

The voltage supplying the current in the given circuit is _____.
Options
A. 2.5 V
B. 25 V
C. 250 V
D. 2.5 kV

Discuss

Correct Answer: 25 V

Explanation:

V = IR

= 250 x 10^-6 x 100 x 10^3

= 250 x 100 x 10^(-6+3)

= 250 x 100 x 10^-3

= 25 x 1000 x 10^-3

= 25 x 10^3 x 10^-3

= 25 x 10^0

= 25 x 1 [Anything power 0 is 1]

= 25 volts.

6. The toggle condition in a master-slave J-K flip-flop means that Q and will switch to their ________ state(s) at the _____________________.
Options
A. inverted, positive clock edge
B. quiescent, negative clock edge
C. opposite, active clock edge
D. reset, synchronous clock edge