logo

CuriousTab

CuriousTab

Discussion

Home ‣ Digital Electronics ‣ Combinational Logic Circuits Comments
  • Question

  • The design concept of using building blocks of circuits in a PLD program is called a(n):


  • Options
  • A. hierarchical design.
  • B. architectural design.
  • C. digital design.
  • D. verilog.

  • Correct Answer
  • hierarchical design. 

    • Combinational Logic Circuits problems

    Search Results

    • 1. When adding an even parity bit to the code 110010, the result is ________.

    • Options
    • A. 1110010
    • B. 1111001
    • C. 110010
    • D. 001101
      • Discuss
    • 2. What is the indication of a short to ground in the output of a driving gate?

    • Options
    • A. Only the output of the defective gate is affected.
    • B. There is a signal loss to all load gates.
    • C. The node may be stuck in either the HIGH or the LOW state.
    • D. The affected node will be stuck in the HIGH state.
      • Discuss
    • 3. How many 1-of-16 decoders are required for decoding a 7-bit binary number?

    • Options
    • A. 5
    • B. 6
    • C. 7
    • D. 8
      • Discuss
    • 4. For the device shown here, let all D inputs be LOW, both S inputs be HIGH, and the input be HIGH. What is the status of the Y output?


    • Options
    • A. LOW
    • B. HIGH
    • C. Don't Care
    • D. Cannot be determined
      • Discuss
    • 5. For the device shown here, let all D inputs be LOW, both S inputs be HIGH, and the input be LOW. What is the status of the Y output?


    • Options
    • A. LOW
    • B. HIGH
    • C. Don't Care
    • D. Cannot be determined
      • Discuss
    • 6. The carry propagation can be expressed as ________.

    • Options
    • A. Cp = AB
    • B. Cp = A + B
    • C.
    • D.
      • Discuss
    • 7. How many flip-flops are in the 7475 IC?

    • Options
    • A. 1
    • B. 2
    • C. 4
    • D. 8
      • Discuss
    • 8. A 555 timer is connected for astable operation as shown below along with the output waveform. It is determined that the duty cycle should be 0.5. What steps need to be taken to correct the duty cycle, while maintaining the same output frequency?


    • Options
    • A. Increase the value of C.
    • B. Increase Vcc and decrease RL.
    • C. Decrease R1 and R2.
    • D. Decrease R1 and increase R2.
      • Discuss
    • 9. With four J-K flip-flops wired as an asynchronous counter, the first output change of divider #4 indicates a count of how many input clock pulses?

    • Options
    • A. 16
    • B. 8
    • C. 4
    • D. 2
      • Discuss
    • 10. The output pulse width for a 555 monostable circuit with R1 = 3.3 kΩ and C1 = 0.02 µF is ________.

    • Options
    • A. 7.3 µs
    • B. 73 µs
    • C. 7.3 ms
    • D. 73 ms
      • Discuss

    Comments

    There are no comments.
Enter a new Comment




Aptitude

Engineering

Programming

Reasoning

Links

Copyright ©CuriousTab. All rights reserved.