logo

CuriousTab

CuriousTab

Discussion


Home Digital Electronics MSI Logic Circuits See What Others Are Saying!
  • Question
  • Refer to the figure given below. The logic function generator being implemented with the multiplexer in this circuit produces a constant LOW on the output. The ABC inputs are checked and appear to be pulsing; also, the 0?7 and EN inputs are checked with the scope and all appear to be at 0 V. A check with the DMM confirms that power is on. What is the problem, and what should be done to correct it?

    Refer to the figure given below. The logic function generator being implemented with the multiplexer


  • Options
  • A. The output is shorted to Vcc; replace the IC.
  • B. The scope's vertical input is in the AC mode and the common connection for the 0,2,3 and 5 inputs is bad. Set the scope's vertical input mode to DC, and repair the bad solder connection.
  • C. Power has not been applied to the circuit; apply power.
  • D. The output is shorted to ground; replace the IC.

  • Correct Answer
  • The scope's vertical input is in the AC mode and the common connection for the 0,2,3 and 5 inputs is bad. Set the scope's vertical input mode to DC, and repair the bad solder connection. 


  • More questions

    • 1. The output pulse width for a 555 monostable circuit with R1 = 3.3 kΩ and C1 = 0.02 µF is ________.

    • Options
    • A. 7.3 µs
    • B. 73 µs
    • C. 7.3 ms
    • D. 73 ms
    • Discuss
    • 2. Which of the figures given below represents a NOR gate?


    • Options
    • A. a
    • B. b
    • C. c
    • D. d
    • Discuss
    • 3. What is one advantage to using a parallel-encoded (flash) ADC?

    • Options
    • A. less expensive
    • B. very fast conversion
    • C. less complicated circuit
    • Discuss
    • 4. For a two-input XNOR gate, with the input waveforms as shown below, which output waveform is correct?


    • Options
    • A. a
    • B. b
    • C. c
    • D. d
    • Discuss
    • 5. In a multiplexer, the data select control inputs are responsible for determining which data input is selected to be transmitted to the data output line.

    • Options
    • A. True
    • B. False
    • Discuss
    • 6. The time required to complete a conversion cycle is called conversion time.

    • Options
    • A. True
    • B. False
    • Discuss
    • 7. When more than one IC is used to provide all the addressable locations in a memory, a technique called ________ is used to identify which IC is being accessed.

    • Options
    • A. address decoding
    • B. memory refresh
    • C. data encoding
    • D. memory paging
    • Discuss
    • 8. For the SOP expression , how many 1s are in the truth table's output column?

    • Options
    • A. 1
    • B. 2
    • C. 3
    • D. 5
    • Discuss
    • 9. A typical RAM will write (store data internally) whenever the Chip Select line is active and the Write Enable line is inactive.

    • Options
    • A. True
    • B. False
    • Discuss
    • 10. The TTL HIGH level source current is higher than the LOW level sinking current.

    • Options
    • A. True
    • B. False
    • Discuss


    Comments

    There are no comments.

Enter a new Comment