Discussion
Home ‣ Digital Electronics ‣ Shift Registers Comments
- Question
Which is not characteristic of a shift register?
Options- A. Serial in/parallel in
- B. Serial in/parallel out
- C. Parallel in/serial out
- D. Parallel in/parallel out
- Correct Answer
- Serial in/parallel in
- 1. Computers operate on data internally in a ________ format.
Options- A. tristate
- B. universal
- C. parallel
- D. serial Discuss
- 2. In a 4-bit Johnson counter sequence there are a total of how many states, or bit patterns?
Options- A. 1
- B. 2
- C. 4
- D. 8 Discuss
- 3. The primary purpose of a three-state buffer is usually:
Options- A. to provide isolation between the input device and the data bus
- B. to provide the sink or source current required by any device connected to its output without loading down the output device
- C. temporary data storage
- D. to control data flow Discuss
- 4. A 74HC195 4-bit parallel access shift register can be used for ________.
Options- A. serial in/serial out operation
- B. serial in/parallel out operation
- C. parallel in/serial out operation
- D. all of the above Discuss
- 5. Another way to connect devices to a shared data bus is to use a ________.
Options- A. circulating gate
- B. transceiver
- C. bidirectional encoder
- D. strobed latch Discuss
- 6. Which type of ROM can be erased by UV light?
Options- A. ROM
- B. mask ROM
- C. EPROM
- D. EEPROM Discuss
- 7. When a RAM module passes the checkerboard test it is:
Options- A. able to read and write only 1s.
- B. faulty.
- C. probably good.
- D. able to read and write only 0s. Discuss
- 8. The refresh period for capacitors used in DRAMs is ________.
Options- A. 2 ms
- B. 2 µs
- C. 64 ms
- D. 64 µs Discuss
- 9. ROMs retain data when the ________.
Options- A. power is off
- B. power is on
- C. system is down
- D. all of the above Discuss
- 10. Microprocessors and memory ICs are generally designed to drive only a single TTL load. Therefore, if several inputs are being driven from the same bus, any memory IC must be ________.
Options- A. buffered
- B. decoded
- C. addressed
- D. stored Discuss
Shift Registers problems
Search Results
Correct Answer: parallel
Correct Answer: 8
Correct Answer: to provide isolation between the input device and the data bus
Correct Answer: all of the above
Correct Answer: transceiver
Correct Answer: EPROM
Correct Answer: probably good.
Correct Answer: 2 ms
Correct Answer: all of the above
Correct Answer: buffered
Comments
There are no comments.More in Digital Electronics:
Programming
Copyright ©CuriousTab. All rights reserved.