logo

CuriousTab

CuriousTab

Discussion

Home ‣ Digital Electronics ‣ Combinational Logic Analysis See What Others Are Saying!
  • Question

  • One possible output expression for an AND-OR-Invert circuit having one AND gate with inputs A, B, and C and one AND gate with inputs D and E is ________.


  • Options
  • A. One possible output expression for an AND-OR-Invert circuit having one AND gate with inputs A, B, an
  • B. One possible output expression for an AND-OR-Invert circuit having one AND gate with inputs A, B, an
  • C. One possible output expression for an AND-OR-Invert circuit having one AND gate with inputs A, B, an
  • D. One possible output expression for an AND-OR-Invert circuit having one AND gate with inputs A, B, an

  • Correct Answer
  •  

    • More questions

    • 1. The final output of a modulus-8 counter occurs one time for every ________.

    • Options
    • A. 8 clock pulses
    • B. 16 clock pulses
    • C. 24 clock pulses
    • D. 32 clock pulses
      • Discuss
    • 2. What is one disadvantage of an S-R flip-flop?

    • Options
    • A. It has no enable input.
    • B. It has an invalid state.
    • C. It has no clock input.
    • D. It has only a single output.
      • Discuss
    • 3. How many flip-flops are required to produce a divide-by-128 device?

    • Options
    • A. 1
    • B. 4
    • C. 6
    • D. 7
      • Discuss
    • 4. I/O-mapped systems identify their input and output devices by giving them an 8-bit port number.

    • Options
    • A. True
    • B. False
      • Discuss
    • 5. The modulus of a counter is the actual number of states in its sequence.

    • Options
    • A. True
    • B. False
      • Discuss
    • 6. The simplified form of .

    • Options
    • A. True
    • B. False
      • Discuss
    • 7. The following combination is correct for an EVEN parity data transmission system:
      data = 100111100 and parity = 0

    • Options
    • A. True
    • B. False
      • Discuss
    • 8. An AND gate with schematic "bubbles" on its inputs performs the same function as a(n)________ gate.

    • Options
    • A. NOT
    • B. OR
    • C. NOR
    • D. NAND
      • Discuss
    • 9. The diagram given below shows a ________, and in order for the decimal number 3 to be displayed, terminals ________ must be ________.


    • Options
    • A. common-cathode seven-segment display, ef, LOW
    • B. common-anode seven-segment display, abcdg, HIGH
    • C. common-anode seven-segment display, abcdg, LOW
    • D. common-cathode seven-segment display, abcdg, HIGH
      • Discuss
    • 10. The device shown in below is a ________ and for the waveforms shown in the accompanying diagram, the ________ output at point X will be ________ and all others will be ________.


    • Options
    • A. multiplexer, D4, HIGH, LOW
    • B. demultiplexer, D3, LOW, HIGH
    • C. demultiplexer, D3, HIGH, LOW
    • D. decoder, D12, LOW, LOW
      • Discuss

    Comments

    There are no comments.
Enter a new Comment




Aptitude

Engineering

Programming

Reasoning

Links

Copyright ©CuriousTab. All rights reserved.