Discussion
Home ‣ Electronics ‣ Standard Logic Devices (SLD) Comments
- Question
When an IC has two rows of parallel connecting pins, the device is referred to as:
Options- A. a QFP
- B. a DIP
- C. a phase splitter
- D. CMOS
- Correct Answer
- a DIP
- 1. The problem of interfacing IC logic families that have different supply voltages (VCCs) can be solved by using a:
Options- A. level-shifter
- B. tri-state shifter
- C. translator
- D. level-shifter or translator Discuss
- 2. What is the standard TTL noise margin?
Options- A. 5.0 V
- B. 0.2 V
- C. 0.8 V
- D. 0.4 V Discuss
- 3. Which of the following summarizes the important features of emitter-coupled logic (ECL)?
Options- A. negative voltage operation, high speed, and high power consumption
- B. good noise immunity, negative logic, high frequency capability, low power dissipation, and short propagation time
- C. slow propagation time, high frequency response, low power consumption, and high output voltage swings
- D. poor noise immunity, positive supply voltage operation, good low-frequency operation, and low power Discuss
- 4. Which digital IC package type makes the most efficient use of printed circuit board space?
Options- A. SMT
- B. TO can
- C. flat pack
- D. DIP Discuss
- 5. Ten TTL loads per TTL driver is known as:
Options- A. noise immunity
- B. power dissipation
- C. fanout
- D. propagation delay Discuss
- 6. A TTL totem pole circuit is designed so that the output transistors are:
Options- A. always on together
- B. providing phase splitting
- C. providing voltage regulation
- D. never on together Discuss
- 7. What quantities must be compatible when interfacing two different logic families?
Options- A. only the currents
- B. both the voltages and the currents
- C. only the voltages
- D. both the power dissipation and the impedance Discuss
- 8. A digital logic device used as a buffer should have what input/output characteristics?
Options- A. high input impedance and high output impedance
- B. low input impedance and high output impedance
- C. low input impedance and low output impedance
- D. high input impedance and low output impedance Discuss
- 9. The range of a valid LOW input is:
Options- A. 0.0 V to 0.4 V
- B. 0.4 V to 0.8 V
- C. 0.4 V to 1.8 V
- D. 0.4 V to 2.4 V Discuss
- 10. The time needed for an output to change as the result of an input change is known as:
Options- A. noise immunity
- B. fanout
- C. propagation delay
- D. rise time Discuss
Standard Logic Devices (SLD) problems
Search Results
Correct Answer: level-shifter or translator
Correct Answer: 0.4 V
Correct Answer: negative voltage operation, high speed, and high power consumption
Correct Answer: SMT
Correct Answer: fanout
Correct Answer: never on together
Correct Answer: both the voltages and the currents
Correct Answer: high input impedance and low output impedance
Correct Answer: 0.4 V to 0.8 V
Correct Answer: propagation delay
Comments
There are no comments.More in Electronics:
Programming
Copyright ©CuriousTab. All rights reserved.