Discussion
Home ‣ Electronics ‣ Standard Logic Devices (SLD) Comments
- Question
Low power consumption achieved by CMOS circuits is due to which construction characteristic?
Options- A. complementary pairs
- B. connecting pads
- C. DIP packages
- D. small-scale integration
- Correct Answer
- complementary pairs
- 1. CMOS logic is probably the best all-around circuitry because of its:
Options- A. packing density
- B. low power consumption
- C. very high noise immunity
- D. low power consumption and very high noise immunity Discuss
- 2. The output will be a LOW for any case when one or more inputs are zero in a(n):
Options- A. OR gate
- B. NOT gate
- C. AND gate
- D. NAND gate Discuss
- 3. What input values will cause an AND logic gate to produce a HIGH output?
Options- A. At least one input is HIGH.
- B. At least one input is LOW.
- C. All inputs are HIGH.
- D. All inputs are LOW. Discuss
- 4. The logic gate that will have HIGH or "1" at its output when any one of its inputs is HIGH is a(n):
Options- A. OR gate
- B. AND gate
- C. NOR gate
- D. NOT gate Discuss
- 5. A single transistor can be used to build which of the following digital logic gates?
Options- A. AND gates
- B. OR gates
- C. NOT gates
- D. NAND gates Discuss
- 6. Ten TTL loads per TTL driver is known as:
Options- A. noise immunity
- B. power dissipation
- C. fanout
- D. propagation delay Discuss
- 7. Which digital IC package type makes the most efficient use of printed circuit board space?
Options- A. SMT
- B. TO can
- C. flat pack
- D. DIP Discuss
- 8. Which of the following summarizes the important features of emitter-coupled logic (ECL)?
Options- A. negative voltage operation, high speed, and high power consumption
- B. good noise immunity, negative logic, high frequency capability, low power dissipation, and short propagation time
- C. slow propagation time, high frequency response, low power consumption, and high output voltage swings
- D. poor noise immunity, positive supply voltage operation, good low-frequency operation, and low power Discuss
- 9. What is the standard TTL noise margin?
Options- A. 5.0 V
- B. 0.2 V
- C. 0.8 V
- D. 0.4 V Discuss
- 10. The problem of interfacing IC logic families that have different supply voltages (VCCs) can be solved by using a:
Options- A. level-shifter
- B. tri-state shifter
- C. translator
- D. level-shifter or translator Discuss
Standard Logic Devices (SLD) problems
Search Results
Correct Answer: low power consumption and very high noise immunity
Correct Answer: AND gate
Correct Answer: All inputs are HIGH.
Correct Answer: OR gate
Correct Answer: NOT gates
Correct Answer: fanout
Correct Answer: SMT
Correct Answer: negative voltage operation, high speed, and high power consumption
Correct Answer: 0.4 V
Correct Answer: level-shifter or translator
Comments
There are no comments.More in Electronics:
Programming
Copyright ©CuriousTab. All rights reserved.