logo

CuriousTab

CuriousTab

Discussion


Home Electronics Logic Gates Comments

  • Question
  • The logic gate that will have HIGH or "1" at its output when any one of its inputs is HIGH is a(n):


  • Options
  • A. OR gate
  • B. AND gate
  • C. NOR gate
  • D. NOT gate

  • Correct Answer
  • OR gate 


  • Logic Gates problems


    Search Results


    • 1. A single transistor can be used to build which of the following digital logic gates?

    • Options
    • A. AND gates
    • B. OR gates
    • C. NOT gates
    • D. NAND gates
    • Discuss
    • 2. Exclusive-OR (XOR) logic gates can be constructed from what other logic gates?

    • Options
    • A. OR gates only
    • B. AND gates and NOT gates
    • C. AND gates, OR gates, and NOT gates
    • D. OR gates and NOT gates
    • Discuss
    • 3. The basic logic gate whose output is the complement of the input is the:

    • Options
    • A. OR gate
    • B. AND gate
    • C. INVERTER gate
    • D. comparator
    • Discuss
    • 4. A NAND gate has:

    • Options
    • A. LOW inputs and a LOW output
    • B. HIGH inputs and a HIGH output
    • C. LOW inputs and a HIGH output
    • D. None of the these
    • Discuss
    • 5. How many truth table entries are necessary for a four-input circuit?

    • Options
    • A. 4
    • B. 8
    • C. 12
    • D. 16
    • Discuss
    • 6. What input values will cause an AND logic gate to produce a HIGH output?

    • Options
    • A. At least one input is HIGH.
    • B. At least one input is LOW.
    • C. All inputs are HIGH.
    • D. All inputs are LOW.
    • Discuss
    • 7. The output will be a LOW for any case when one or more inputs are zero in a(n):

    • Options
    • A. OR gate
    • B. NOT gate
    • C. AND gate
    • D. NAND gate
    • Discuss
    • 8. CMOS logic is probably the best all-around circuitry because of its:

    • Options
    • A. packing density
    • B. low power consumption
    • C. very high noise immunity
    • D. low power consumption and very high noise immunity
    • Discuss
    • 9. Low power consumption achieved by CMOS circuits is due to which construction characteristic?

    • Options
    • A. complementary pairs
    • B. connecting pads
    • C. DIP packages
    • D. small-scale integration
    • Discuss
    • 10. Ten TTL loads per TTL driver is known as:

    • Options
    • A. noise immunity
    • B. power dissipation
    • C. fanout
    • D. propagation delay
    • Discuss


    Comments

    There are no comments.

Enter a new Comment