logo

CuriousTab

CuriousTab

Discussion


Home Electronics Field Effect Transistors (FET) Comments

  • Question
  • When is a vertical channel E-MOSFET used?


  • Options
  • A. for high frequencies
  • B. for high voltages
  • C. for high currents
  • D. for high resistances

  • Correct Answer
  • for high currents 


  • Field Effect Transistors (FET) problems


    Search Results


    • 1. Which component is considered to be an "OFF" device?

    • Options
    • A. transistor
    • B. JFET
    • C. D-MOSFET
    • D. E-MOSFET
    • Discuss
    • 2. Which type of JFET bias requires a negative supply voltage?

    • Options
    • A. feedback
    • B. source
    • C. gate
    • D. voltage divider
    • Discuss
    • 3. With the E-MOSFET, when gate input voltage is zero, drain current is:

    • Options
    • A. at saturation
    • B. zero
    • C. IDSS
    • D. widening the channel
    • Discuss
    • 4. What is the input impedance of a common-gate configured JFET?

    • Options
    • A. very low
    • B. low
    • C. high
    • D. very high
    • Discuss
    • 5. A "U" shaped, opposite-polarity material built near a JFET-channel center is called the:

    • Options
    • A. gate
    • B. block
    • C. drain
    • D. heat sink
    • Discuss
    • 6. A very simple bias for a D-MOSFET is called:

    • Options
    • A. self biasing
    • B. gate biasing
    • C. zero biasing
    • D. voltage-divider biasing
    • Discuss
    • 7. Junction Field Effect Transistors (JFET) contain how many diodes?

    • Options
    • A. 4
    • B. 3
    • C. 2
    • D. 1
    • Discuss
    • 8. How will electrons flow through a p-channel JFET?

    • Options
    • A. from source to drain
    • B. from source to gate
    • C. from drain to gate
    • D. from drain to source
    • Discuss
    • 9. When an input delta of 2 V produces a transconductance of 1.5 mS, what is the drain current delta?

    • Options
    • A. 666 mA
    • B. 3 mA
    • C. 0.75 mA
    • D. 0.5 mA
    • Discuss
    • 10. If a signal passing through a gate is inhibited by sending a low into one of the inputs, and the output is HIGH, the gate is a(n):

    • Options
    • A. AND
    • B. NAND
    • C. NOR
    • D. OR
    • Discuss


    Comments

    There are no comments.

Enter a new Comment