logo

CuriousTab

CuriousTab

Discussion


Home Electronics Sequential Logic Circuits Comments

  • Question
  • What is a shift register that will accept a parallel input and can shift data left or right called?


  • Options
  • A. tri-state
  • B. end around
  • C. bidirectional universal
  • D. conversion

  • Correct Answer
  • bidirectional universal 


  • Sequential Logic Circuits problems


    Search Results


    • 1. A sequence of equally spaced timing pulses may be easily generated by which type of counter circuit?

    • Options
    • A. shift register sequencer
    • B. clock
    • C. johnson
    • D. binary
    • Discuss
    • 2. A ripple counter's speed is limited by the propagation delay of:

    • Options
    • A. each flip-flop
    • B. all flip-flops and gates
    • C. the flip-flops only with gates
    • D. only circuit gates
    • Discuss
    • 3. To operate correctly, starting a ring counter requires:

    • Options
    • A. clearing all the flip-flops
    • B. presetting one flip-flop and clearing all the others
    • C. clearing one flip-flop and presetting all the others
    • D. presetting all the flip-flops
    • Discuss
    • 4. What type of register would shift a complete binary number in one bit at a time and shift all the stored bits out one bit at a time?

    • Options
    • A. PIPO
    • B. SISO
    • C. SIPO
    • D. PISO
    • Discuss
    • 5. One of the major drawbacks to the use of asynchronous counters is that:

    • Options
    • A. low-frequency applications are limited because of internal propagation delays
    • B. high-frequency applications are limited because of internal propagation delays
    • C. Asynchronous counters do not have major drawbacks and are suitable for use in high- and low-frequency counting applications.
    • D. Asynchronous counters do not have propagation delays, which limits their use in high-frequency applications.
    • Discuss
    • 6. Synchronous counters eliminate the delay problems encountered with asynchronous (ripple) counters because the:

    • Options
    • A. input clock pulses are applied only to the first and last stages
    • B. input clock pulses are applied only to the last stage
    • C. input clock pulses are not used to activate any of the counter stages
    • D. input clock pulses are applied simultaneously to each stage
    • Discuss
    • 7. Which type of device may be used to interface a parallel data format with external equipment's serial format?

    • Options
    • A. key matrix
    • B. UART
    • C. memory chip
    • D. serial-in, parallel-out
    • Discuss
    • 8. What is meant by parallel-loading the register?

    • Options
    • A. Shifting the data in all flip-flops simultaneously
    • B. Loading data in two of the flip-flops
    • C. Loading data in all four flip-flops at the same time
    • D. Momentarily disabling the synchronous SET and RESET inputs
    • Discuss
    • 9. Which of the following memories uses a MOSFET and a capacitor as its memory cell?

    • Options
    • A. SRAM
    • B. DRAM
    • C. ROM
    • D. DROM
    • Discuss
    • 10. The access time (tacc) of a memory IC is governed by the IC's:

    • Options
    • A. internal address buffer
    • B. internal address decoder
    • C. volatility
    • D. internal address decoder and volatility
    • Discuss


    Comments

    There are no comments.

Enter a new Comment