logo

CuriousTab

CuriousTab

Discussion


Home Technical Questions Hardware Comments

  • Question
  • What are set up time & hold time constraints? What do they signify? Which one is critical for estimating maximum clock frequency of a circuit?


  • Correct Answer
  • Suppose your flip-flop is positive edgetriggered time for which data should be stable prior to positive edge clock is called setup is called setup time constraint Time for which data should be stable after the positive edge of clock is called as hold time constraint If any of these constraints are violate d then flip-flop will enter in meta stable state, in which we cannot determine the output of flip-flop there are two equation: 1 Tcq + Tcomb > Tskew + Thold 2 Tcq + Tcomb > Tskew + T - Tsetup Tcq is time delay when data enters the flip flop and data comes at output of flip flop Tcomb is the logic delay between two flip flop Tskew is the delay of clock to flip flop: suppose there are two flip flop, if clock reaches first to source flip flop and then after some delay to destination flip flop, it is positive skew and if vice versa then negative skew so if you take 2 eq you will see that setup time is the determining factor of clock's time period 


  • Hardware problems


    Search Results


    • 1. Give two ways of converting a two input NAND gate to an inverter.
    • Discuss
    • 2. What is SIM and RIM instructions?
    • Discuss
    • 3. What are the various segment registers in 8086?
    • Discuss
    • 4. What is the Maximum clock frequency in 8086?
    • Discuss
    • 5. Name the processor lines of two major manufacturer?
    • Discuss
    • 6. How to clear Computer Motherboard CMOS password?
    • Discuss
    • 7. Where does CPU Enhanced mode originate from?
    • Discuss
    • 8. Why does microprocessor contain ROM chips?
    • Discuss
    • 9. Can ROM be used as stack?
    • Discuss
    • 10. Differentiate between RAM & ROM?
    • Discuss


    Comments

    There are no comments.

Enter a new Comment