Discussion
Home ‣ Technical Questions ‣ Hardware Comments
- Question
What are the different hazards? How do you avoid them?
- Correct Answer
- There are situations, called hazards, that prevent the next insturction in the instruction stream from executing during its designated clock cycle hazards reduce the performance from the ideal speedup gained by pipelining There are three classes of Hazards: 1 Structural hazards: It arise from resource conficts when the hardware cannot support all possible combinations of instructions simultaniously in overlapped execution 2 Data Hazards: It arise when an instruction depends on the results of previous instruction in a way that is exposed by the overlapping of instructions in the pipeline 3control hazards it arise from the pipelining of branches and other instructions that chage the PC
- 1. How many logical drives is it possible to fit onto a physical disk? Discuss
- 2. What does microprocessor speed depend on? Discuss
- 3. Which of the following is true about cloud computing?
Options- A. Cloud computing has brought about a drop in hardware and software sales, while augmenting service revenues
- B. You can access your data from any computer in the world, as long as you have an Internet connection.
- C. Both A & B
- D. It's always going to be less expensive and more secure than local computing. Discuss
- 4. Which of the following is not a database object in MS Access?
Options- A. Reports
- B. Relationships
- C. Tables
- D. Queries Discuss
- 5. A ternary relationship involves how many entities?
Options- A. 3 or less
- B. 3
- C. More than 3
- D. 3 or more Discuss
- 6. Draw a Transmission Gate-based D-Latch? Discuss
- 7. why 8085 processor, is called an 8 bit processor? Discuss
- 8. What is MESI? Discuss
- 9. Give an example of one address microprocessor? Discuss
- 10. Which processor structure is pipe lined? Discuss
Hardware problems
Search Results
Correct Answer: Maximum of 24 logical drives The extended partition can only have 23 logical drives
Correct Answer: the processing speed depends on DATA BUS WIDTH
Correct Answer: Both A & B
Correct Answer: Relationships
Correct Answer: 3
Correct Answer: The Transmission-Gate's input is connected to the D_LATCH data input (D), the control input to the Transmission-Gate is connected to the D-Latch enable inputs (EN) and the Transmission-Gate outputs is the D_LATCH output(Q)
Correct Answer: Because 8085 processor is 8 bit ALU (arithmetic logic review) Similarly 8086 processor has 16 bit ALU
Correct Answer: The MESI protocol is also known as illinois protocol due to its development the University of illinois at Urbana-Champaign and MESI is a widely used cache coherency and memory coherence protocol MESI is the most common which supports write-back cache its use in personal computers became widespread with the introduction of intel's pentium processor to "support the more efficient write-back cache in addition to the write-through cache previously used by the Intel 486 processor"/
Correct Answer: 8085 is a one address microprocessor In 8085 interrupts are classified by software and hardware interrupts
Correct Answer: All x86 processors have pipelined structure
Comments
There are no comments.More in Technical Questions:
Programming
Copyright ©CuriousTab. All rights reserved.