Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Programmable Logic Device
The PAL has an AND and OR structure similar to a PROM, but in the PAL the inputs to the AND gates are programmable, whereas the inputs to the OR gate are hard-wired.
True
Correct Answer:
True
← Previous Question
Next Question→
More Questions from
Programmable Logic Device
All I/O pins in the MAX7000S family have a tristate buffer.
LUT is an acronym for look-up table.
Sum-of-products is two or more product terms that are NANDed together.
The major structures of the MAX7000S are the logic array block (LAB) and the programmable intermediate array (PIA).
In the OLMC of a GAL16V8, the FMUX selects the signal that is fed into the input matrix.
Most PAL devices have a tristate buffer driving the input pins.
The FPLA has a programmable AND array and a programmable OR array.
The GAL22V10 has 12 outputs pins and 10 input pins.
The programming technologies that are used in CPLD devices are all nonvolatile.
A PAL uses a programmable OR array followed by a fixed AND array.
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments