It is normal for more than one decoder output to be active at the same time.

More Questions from MSI Logic Circuits

• In HDL, a process is usually thought of as a wire connecting two points in a circuit.
• When data input I1 of a 74148 octal-to-binary encoder is active, the data output is: A0 = 0 A1 = 0 A2 = 1
• Basically, a multiplexer changes parallel data inputs to a serial output.
• The outputs of a 7485 four-bit magnitude comparator when the inputs are A = 0110 and B = 1010 are: A < B is 1 A = B is 0 A > B is 1
• Modern computers transfer data between different devices over a common set of connecting lines called a data bus.
• A very important attribute of the conditional signal assignment statement is its sequential operation.
• In order to select data input I3 of a 74151 eight-line multiplexer, the select inputs must be:
• Output 6 of a 74138 octal decoder is selected when it is enabled by a data input of: A0 = 1 A1 = 1 A2 = 0
• A device that determines which of two numbers is greater is a comparator.
• All outputs of the 74138 octal decoder are disabled (HIGH) when the enable inputs are:

Discussion & Comments