Curioustab

Home » Digital Electronics » Logic Gates

The gates in this figure are implemented using TTL logic. If the output of the inverter is open, and you apply logic pulses to point B, the output of the AND gate will be ________.

a steady LOW
a steady HIGH
an undefined level
pulses

Correct Answer: pulses

← Previous Question Next Question→

More Questions from Logic Gates

The gates in this figure are implemented using TTL logic. If the output of the inverter has an internal open circuit, what voltage would you expect to measure at the inverter's output?
When does the output of a NOR gate = 0?
The gates in this figure are implemented using TTL logic. If the input of the inverter is open, and you apply logic pulses to point B, the output of the AND gate will be ________.
When does the output of a NAND gate = 1?
A major advantage of ECL logic over TTL and CMOS is ________.
The number of input combinations for a 4-input gate is ________.
If A is LOW or B is LOW or BOTH are LOW, then X is LOW. If A is HIGH and B is HIGH, then X is HIGH. These rules specify the operation of a(n) ________.
A 2-input gate that can be used to pass a digital waveform unchanged at certain times and inverted at other times is a(n) ________.
The output of an XOR gate is HIGH only when ________.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion