Home » Digital Electronics » Logic Gates

A clock signal with a period of 1 µs is applied to the input of an enable gate. The output must contain six pulses. How long must the enable pulse be active?

Correct Answer: Enable must be active for 6 µs.

← Previous Question Next Question→

Discussion & Comments

No comments yet. Be the first to comment!
Join Discussion