Curioustab

Home » Digital Electronics » Integrated-Circuit Logic Families

An unused input of a NAND gate can be left unconnected, pulled high by a pull-up resistor and tied together with another input and not change the logic output.

True

Correct Answer: True

← Previous Question Next Question→

More Questions from Integrated-Circuit Logic Families

The major advantage of CMOS logic circuits over TTL is very low power consumption.
The abbreviated designator for a HIGH input voltage is VIH.
CMOS stands for "complementary metal-oxide semiconductors" and the FETs are normally enhancement mode devices.
The TTL HIGH level source current is higher than the LOW level sinking current.
Usually P-MOS and N-MOS circuits are identical with the exception of the voltage polarities.
The time it takes for a square wave to go from 10% to 90% of its voltage level is called propagation delay.
A common means for measuring and comparing the overall performance of an IC family is the speed-power product.
The noise margin for TTL is 0.8 V.
The data sheet for the 74 series of TTL ICs shows that Vcc has a range of 4.5 V to 5.5 V.
The dc noise margins calculated using the proper values from a standard TTL data sheet are the worst-case margins. The typical dc noise margins are usually somewhat higher.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion