Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Flip-Flops
When both inputs of a J-K pulse-triggered FF are high and the clock cycles, the output will ________.
be invalid
not change
remain unchanged
toggle
Show Answer
Correct Answer:
toggle
← Previous
Next →
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment