Home » Digital Electronics » Flip-Flops

Generally, a flip-flop's hold time is short enough so that its output will go to a state determined by the logic levels present at its synchronous control inputs just prior to the active clock transition.

Correct Answer: True

← Previous Question Next Question→

Discussion & Comments

No comments yet. Be the first to comment!
Join Discussion