Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Ex-OR and Ex-NOR Gates
Using the CPLD design environment, we can simulate any combinations of inputs and observe the resulting output to check for proper circuit operation.
True
Correct Answer:
True
← Previous Question
Next Question→
More Questions from
Ex-OR and Ex-NOR Gates
In a parity generator circuit, an error is signaled on an error indicator.
Parity generator and checker circuits are available in single IC packages.
Electrical noise does not affect the transmission of binary information.
The exclusive-OR provides a LOW input if one input or the other input is HIGH.
A parity checker is constructed in the same way as a parity generator, except that in a 4-bit system there must be five inputs, and the output is used as the error indicator.
The exclusive-OR is written in a Boolean equation as a plus sign with a circle around it.
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments