The carry propagation delay in full-adder circuits:

• is normally not a consideration because the delays are usually in the nanosecond range.
• decreases in a direct ratio to the total number of FA stages.
• is cumulative for each stage and limits the speed at which arithmetic operations are performed.
• increases in a direct ratio to the total number of FA stages but is not a factor in limiting the speed of arithmetic operations.