Home » Digital Electronics » Describing Logic Circuits

In VHDL, local signals are declared in the VARIABLE section, which is placed between the SUBDESIGN section and the logic section.

Correct Answer: False

← Previous Question Next Question→

Discussion & Comments

No comments yet. Be the first to comment!
Join Discussion